Abstract: This paper proposes a new space vector pulse width modulation (SVPWM) algorithm for multilevel inverters that achieves a minimum number of switch state changes in one sampling cycle in order to reduce switching losses. The algorithm can be implemented with minimum computational burden and it does not require any look-up tables. The essence of the technique is to exploit the redundancy of switching functions in the implementation of the voltage vectors and dividing the entire vector space into three sectors in which switching functions have some common features. Careful observations showed that these common features lend themselves to be expressed as closed form analytical equations that can be readily implemented in an embedded digital platform. The concepts are developed using a three-level inverter.
Introduction
Although technical issues such as implementation complexity and dc bus voltage balancing requirements remain major problems, the reduced voltage and current harmonics at reasonably low switching frequency and the reduced voltage rating requirement for controllable switches make multilevel inverters an attractive choice for high power applications [1] [2] [3] [4] . Space vector pulse width modulation (SVPWM) offers better utilization of the dc bus and viable implementation for embedded digital platforms. SVPWM in multilevel inverters is more complicated due to the higher number of switching functions and the redundancy among these functions. As the number of levels increases the complexity increases in parallel. Recently, many publications have appeared in the literature to address different issues of SVPWM in multilevel inverters [5] [6] [7] [8] [9] [10] . This paper proposes a new algorithm that ensures a minimum number of switch state changes in one sampling cycle in order to reduce switching losses. The algorithm can be implemented with minimum computational burden and it does not require any look-up tables. Dc bus voltage level balancing has not been targeted throughout the algorithm. For this reason it would suit applications where dc bus voltage balancing is not required explicitly. These applications could be reactive power flow control or a back-to-back connected multilevel rectifier/inverter system. Switching losses strongly depend on the load power factor angle.
In particular, discontinuous PWM allows switching losses to be reduced by 50% depending on the power factor of the load [9] . In addition, adaptive space vector PWM proposed in [10] allows switching loss reduction and the performance is strongly tied with the load power factor. With discontinuous PWM, the inverter has minimum switching loss at unity power factor. For lagging and leading power factor values, switching losses have a tendency to fluctuate by lag or lead angle and it depends on one of three PWM schemes proposed in [9] . Until 45
• of lead or lag angle losses increase as the power factor angle. In adaptive space vector PWM, similar behavior is observed as reported in [10] . The only difference is the rise of switching losses continues until 75
• of power factor angle.
In this work, for the sake of simplicity, a three-level inverter has been investigated. However, generalized equations have been given so that the proposed technique can be applied to inverters with an arbitrary number of levels. Section 2 gives a brief overview of SVPWM for multilevel inverters. Section 3 summarizes the proposed method. The coordinate system on which the method is based is introduced in Section 4. Section 5 gives the generalization efforts along with details about the algorithm. Verification of the algorithm is given in Section 6.
SVPWM for multilevel inverters
The implementation steps of a typical space vector modulation scheme for multilevel inverters are given below.
Selection of three adjacent vectors and associated duty ratios for a given reference voltage vector
This is quite straightforward for a 2-level inverter. As the number of levels increases, however, the number of vectors increases and the selection process becomes more cumbersome. An elegant method for selecting three adjacent vectors of the reference vector and calculation of the duty ratio of each vector for a given reference voltage vector was proposed in [4] through a new coordinate transformation. The same method will be adopted in this paper for this part of the problem. Figure 1 shows the switching vectors for a three-level inverter. As shown in the figure, two layers of hexagons exist and a vector on the inner hexagon can be implemented with two different switching functions. On the other hand, a vector in the outer hexagon can be implemented with only one switching function. In general, as the hexagons get larger in size, the number of ways to create each vector is reduced. The vector at the origin can be created in mways for an m-level inverter, while the outermost vectors can only be produced by one combination of switching functions. The redundancy among the switching functions adds freedom to the implementation strategy. Some researchers have exploited this freedom to reduce common mode voltage [11] [12] [13] .
Selection of the switching functions
Some others have used it to balance dc bus voltage levels [14] . In [15] , the authors analyzed the redundancy for the optimized switching sequences in terms of minimum loss and harmonics for SVPWM and carrier-based PWM schemes. In a recent work [16] , researchers implemented a similar idea where algorithm simplicity is the major goal. However, the switching functions they used are still obtained by a heuristic approach, but they managed to implement the algorithm experimentally and show the effectiveness of the approach in inverter efficiency and computational load.
In this paper, our goal is to implement a minimum loss switching strategy in a computationally efficient way by exploiting redundant switching states. Our approach is general and can be applied to inverters with any number of levels. The most important contribution of the patented approach [17] comes in forming the switching functions by closed form analytical equations. 
Application of the selected vectors in a proper order
Three selected adjacent vectors are applied in a certain order by three different switching functions. If we aim for SVPWM with minimum loss, then a proper order in the application of the vectors should be maintained. A major goal in ordering three vectors is to get the lowest number of switch state changes as the implemented voltage vector moves. The proposed algorithm allows switch state changes only in one leg of the inverter when we move from one vector to the next.
Proposed minimum loss SVPWM strategy [17]
After close examination of the switching functions given in Figure 1 , it has been observed that it is possible to make a selection among the redundant switching functions so that the entire vector space can be divided into three sectors as shown in Figure 2 . The most striking feature of switching functions inside the same sector is that switch positions for one phase leg always remain constant. For instance, no switching occurs on phase A leg during sector A and no switching occurs on phase B leg during sector B and so on. Here, it should be emphasized that the number of sectors does not depend on the number of levels but it depends on the number of phase legs.
Fundamentally, space vector modulation is accomplished by using three adjacent vectors that form an equilateral triangle. The angular position and length of the reference vector dictates the triangle to be used during modulation. The minimum-loss switching scheme requires a minimum number of switch state changes when we move from one vector to another on a specific triangle. Careful examination of each triangle in Figure  2 indicates that each sector has a unique switch state change that is common to all triangles in the associated sector. This observation is shown in Figure 3 . 
A nonorthogonal coordinate system
Implementing a space vector algorithm for multilevel inverters is complicated when we use a conventional orthogonal coordinate system as shown in Figures 1-3 . A new coordinate system that is based on oblique basis vectors was introduced in [4] . From now on, we will refer to this coordinate system as a gh coordinate system on which minimum loss strategy will be based. The basis vector of the gh coordinate system is [4]
(1) Figure 4 shows the space vectors tips for a three-level inverter in the gh coordinate system. A transformation matrix from the abc coordinate system to the gh coordinate system is
where m is the number of levels and V dc is the dc bus voltage.
[0,-2] 
Generalization of the proposed method
After presenting the principles of the proposed method, generalized equations are given here for a three-phase m level inverter. As mentioned before, space vector modulation for a multilevel inverter is implemented in three major steps. The first step is to find a suitable triangle and the associated duty ratios by using reference vector information, then to make a selection among redundant switching functions, and finally to apply the selected functions in proper order.
In this step, first the reference voltage is converted from the abc coordinate system to the gh coordinate system by the transformation matrix given in (2) . Then the coordinates are rounded upward and downward to the next integer number. This process defines a rhombus in which the reference vector lies. The triangle of interest is found by determining the location of the reference vector relative to the minor diagonal of the rhombus. Final selection is made between the two triangles that comprise the rhombus by comparing reference voltage vector coordinates with the coordinates of the vertices of the associated triangles. After deciding on the triangle in which the reference vector lies, duty ratios are calculated by the same approach used in the two-level SVPWM algorithm [18] . The details of finding of the appropriate triangle and the associated duty ratios are given in [4] .
Making a selection among the redundant switching functions
The previous step eliminates all triangles except the one in which the reference vector resides. This step focuses on eliminating redundant switching functions by using the criteria dictated by the minimum switching loss requirement. This step and the next one are the major contributions of this investigation in terms of developing the minimum loss SVPWM algorithm. The selection of the most suitable switching function among the redundant switching functions requires the following tasks be performed.
Computing the location of the triangle in the polar coordinate system
Coordinates of the triangle vertices determined in the previous step in the gh coordinate system can be converted into the polar coordinate system where each point can be given in terms of θ, r v . The origin of the polar coordinate system is the same as that for the gh coordinate system, with θ measured relative to the g axis. The angle is given by
and the radius is given by
Finding the two hexagon levels between which V ref lies
The tips of the voltage space vectors in a multilevel inverter form concentric hexagons. Each new level adds a new hexagon. The vertices of the triangles determined in the first step lie on two hexagons. This step determines the associated hexagon for each vertex of the triangle. This essentially gives us two voltage levels that we use during modulation. The following logic is used for every vertex of the triangle to find its level:
Get (g,h) coordinate of the vertices.
If g = 0 then level=abs(h),
Else if h= 0 then level=abs(g),
Else if (g+h) =0 then level=abs(h),
Else level = r v . Application of the above algorithm to each vertex of the triangle yields three numbers indicating the level of the hexagons. The greatest one is taken as the triangle level,
where k is the triangle level. Level 1 , Level 2 , Level 3 are the levels of each vertex in the triangle.
Determining the sector in which V ref lies
The sector in which V ref lies can be determined by the following logic:
Get (g,h) coordinates
If g>0 and (g+h)>0 then SECTOR A.
If g<0 and h>0 then SECTOR B.
If h<0 and (g+h)<0 then SECTOR C.
As indicated before, each vertex may have more than one switching function. Here we aim to find generalized equations that are functions of triangle level (k) and gh coordinates of the vertices.
For Sector A:
For Sector B:
For Sector C:
where k is the triangle level and V 1 , V 2 , V 3 are switching functions for each vertex of the triangle. Each element of these switching functions is the switch position for each leg of the inverter. g 1 , g 2 , g 3 are g coordinates of triangle vertices. h 1 , h 2 , h 3 are h coordinates of triangle vertices. ||indicates an absolute value.
Applying the selected vector in proper order
As shown in Figure 3 , each sector has a transition that should be avoided for minimum loss SVPWM. Determining the forbidden transition is quite straightforward if we make use of the gh coordinate system. This can be done as follows in each sector: In sector A, take any two vertices and label their h coordinates as h x and h y . If h x -h y ̸ = 0 then the transition from V x to V y is allowed. Otherwise the transition is forbidden. Repeat this check until finding the forbidden transition. Once the forbidden transition is determined then label V x as V 1 and V y as V 3 and the remaining vertex as V 2 . After that apply the vectors in the order of
In sector B, take any two vertices and label their g coordinates as g x and g y and h coordinates as h x and h y . If ( g x -g y )+ ( h x -h y ) ̸ = 0 then the transition from V x to V y is allowed. Otherwise the transition is forbidden. Repeat this check until finding the forbidden transition. Once the forbidden transition is determined then label V x as V 1 and V y as V 2 and the remaining vertex as V 3 . After that apply the vectors in the order
In sector C, take any two vertices and label their g coordinates as g x and g y . If g x -g y ̸ = 0, then the transition from V x to V y is allowed. Otherwise the transition is forbidden. Repeat this check until finding the forbidden transition. Once the forbidden transition is determined then label V x as V 2 and V y as V 3 and the remaining vertex as V 1 . After that apply the vectors in the order of Table summarizes the switching function movements in each sector.
Verification of the algorithm
The proposed minimum loss SVPWM algorithm has been verified through PSPICE simulation and postprocessing. A three-phase three-level diode clamped inverter power circuit [19] has been set up by using the active and passive libraries of PSPICE. The modulator section, which hosts the SVPWM algorithm, is implemented through the Behavioral Models library. This library mainly includes controlled voltage and current sources SECTOR-A
Vector order in a switching cycle:
Note: if h remains unchanged from one vector to another then this movement is called a forbidden transition.
Note: if (g x -g y ) + (h x -h y ) remains unchanged from vector V x to vector V y then this movement is called a forbidden transition.
SECTOR-C
Note: if g remains unchanged from one vector to another then this movement is called a forbidden transition. Figure 5 shows one line voltage output waveform generated by the three-level inverter. Figure 6 shows switching state variations of the three legs. As seen in Figure 6 , only two switches are turned on and off in one switching cycle. The third leg remains inactive throughout the cycle. This indicates that the proposed algorithm is quite effective in reducing the overall switching loss of the inverter. Figure 6 shows switching state variations of the three legs. As seen in Figure 6 , one phase leg switches always remain off for 120
• in one cycle of reference voltage. The controller selects another phase leg at the end of 120
• and forces its switches to be inactive for another 120
• . In the meantime, the switches of the active legs continue their operation. Detailed switching waveforms are given in Figure 7 by blowing up a certain section from Figure 6 . As seen from the figure, phase C remains inactive while the others are switching such that only one switch is changing its state at a time. Figures 6 and 7 show that the proposed algorithm is quite effective in reducing the overall switching loss of the inverter.
Figure 7.
A close look at the switching waveforms given in Figure 6 . Phase A and B switches turn on and off in proper order while phase C switch remains off.
Summary and conclusion
A fast minimum loss SVPWM algorithm for multilevel inverters is proposed. The algorithm has been generalized for implementing in multilevel inverters with an arbitrary number of levels. Since it has been expressed as closedform equations by avoiding look-up tables, the algorithm is relatively compact. This would essentially yield high throughput in real-time implementation even if the number of levels increases. Sufficient details have been given in the paper to implement the algorithm in any computational platform. Simulation results illustrate the effectiveness of the algorithm to reduce the overall switching rate of the inverter.
